Benoit Jacob
364cfd529d
Similar to cset 3589a9c115
, also in 2px4 kernel: actual_panel_rows computation should always be resilient to parameters not consistent with the known L1 cache size, see comment
2015-03-16 16:28:44 -04:00
..
2015-03-16 16:28:44 -04:00
2014-09-18 15:15:27 +02:00
2014-09-18 15:15:27 +02:00
2015-03-16 16:21:50 -04:00
2014-07-01 16:58:11 +02:00
2015-03-05 10:16:32 +01:00
2014-09-18 15:15:27 +02:00
2014-09-18 15:15:27 +02:00
2014-09-18 15:15:27 +02:00
2015-03-04 09:35:30 +01:00
2014-09-18 15:15:27 +02:00
2015-02-07 22:04:18 +01:00
2014-09-18 15:15:27 +02:00
2014-09-18 15:15:27 +02:00
2014-09-18 15:15:27 +02:00
2014-11-04 21:58:52 +01:00
2014-11-04 21:58:52 +01:00
2014-11-04 21:58:52 +01:00
2014-09-18 15:15:27 +02:00
2014-10-29 11:29:33 +01:00
2014-09-18 15:15:27 +02:00